



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

| APPLICATION NO.   | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO.         | CONFIRMATION NO. |
|---|-------------|----------------------|-----------------------------|------------------|
| 09/754,323  | 01/05/2001  | Masatoshi Akagawa    | 1081.1102                   | 3680             |
| 21171   | 7590        | 10/13/2004           |                             |                  |
| STAAS & HALSEY LLP<br>SUITE 700<br>1201 NEW YORK AVENUE, N.W.<br>WASHINGTON, DC 20005 |             |                      | EXAMINER<br>NGUYEN, KHIEM D |                  |
|   |             |                      | ART UNIT<br>2823            | PAPER NUMBER     |

DATE MAILED: 10/13/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/754,323

Applicant(s)

AKAGAWA, MASATOSHI

Examiner

Khiem D Nguyen

Art Unit

2823

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 27 July 2004.  
2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.  
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 4-6, 14 and 16-21 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
5) ☒ Claim(s) 14, 16 and 17 is/are allowed.  
6) ☒ Claim(s) 4-6 and 18-21 is/are rejected.  
7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.  
8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.  
10) ☒ The drawing(s) filed on 05 January 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☒ All b) ☐ Some \* c) ☐ None of:  
1. ☒ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

HSIEN-MING LEE  
PRIMARY EXAMINER  
*lee*

10/12/2004

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)  
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)  
3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.  
4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.  
5) ☐ Notice of Informal Patent Application (PTO-152)  
6) ☐ Other: \_\_\_\_\_

## DETAILED ACTION

### *Claim Rejections - 35 USC § 102*



The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

1. Claims 18-21 are rejected under 35 U.S.C. 102(e) as being anticipated by Lauder et al. (U.S. Patent 6,130,823).

In re claim 18, Lauder discloses a semiconductor device comprising: a substrate **10** having a main surface; plural device layers stacked, in succession, on the main surface of the substrate, each device layer comprising: a conductive layer **22** comprising a wiring pattern (col. 3, lines 19-32); a semiconductor element **14** electrically connected to the wiring patterns **22** (col. 3, lines 26-40); and a single insulating layer **18** respectively associated with and embedding therein the semiconductor element **14** and the respective conductor layer **22** having conductive vias **20** extending therethrough (col. 3, lines 19-25), and the wiring pattern of the conductive layer **22** of each successive, stacked device layer being formed on an upper main surface of the single insulating layer **18** of the respective, underlying device and respective wiring patterns of the conductive layers **22** of the plural stacked device layers being selectively electrically interconnected through the corresponding vias **20** of the respective, single insulating layers **18** of the stacked, plural device layers **30, 32** (col. 2, line 64 to col. 3, line 46 and **FIGS. 1-2**).



In re claim 19, **Lauder** discloses wherein: the semiconductor elements 14 are commonly disposed within the respective insulating layers 18 and aligned in the plural, stacked device layers 30, 32 (FIGS. 1-2).

In re claim 20, **Lauder** discloses wherein the semiconductor device according to claim 18, further comprising: plural semiconductor elements 14 in each of the plural device layers and commonly disposed therein so as to be in aligned relationship in the stacked layers 30, 32 (FIGS. 1-2).

In re claim 21, **Lauder** discloses wherein the semiconductor device according to claim 18, wherein each insulating layer 18 surrounds and covers “substantially” all of each outer surface of the semiconductor element 14 embedded therein (FIGS. 1-2).

#### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 4-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lauder et al. (U.S. Patent 6,130,823) in view of Itabashi et al. (U.S. Patent No. 6,300,244).

In re claim 4, it is held that the selection of the semiconductor element thickness is obvious because it is a matter of determining optimum process conditions by routine experimentation with a limited number of species. In re Jones, 162USPQ 224 (CCPA 1955)(the selection of optimum ranges within prior art general conditions is obvious) and In re Boesch, 205 USPQ 215 (CCPA1980)(discovery of optimum value of result effective variable in a known process is obvious). Note that the specification contains no disclosure of either the critical nature of the claimed dimensions of any unexpected results arising there from. Where patentability is aid to be based upon particular chosen dimensions or upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical. In re Woodruff, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

In re claims 5-6, Lauder does not explicitly disclose wherein each semiconductor element is electrically connected by flip chip mounting to respective wiring pattern and wherein each semiconductor element is electrically connected via an anisotropically conductive film to respective wiring pattern.

Itabashi discloses in **figures 1-11** and related text wherein each semiconductor element 1 is electrically connected by flip chip mounting to respective wiring pattern, and inherently, by an anisotropically conductive film (**figure 10** and col. 17, lines 10-30). It

Art Unit: 2823

would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the teaching of Itabashi with the method of Lauder in order to provide excellent anti-shock resistance and connection reliability (col. 3, lines 35-45, Itabashi).

***Allowable Subject Matter***

Claims 14, 16 and 17 are allowed.

The following is a statement of reasons for the indication of allowable subject matter: The prior art taken alone or in combination neither discloses nor makes obvious the instant process of claims as a whole. Specifically, the prior art of record, Lauder et al. (U.S. Patent 6,130,823) fails to teach or suggest the Applicant's claimed limitations of a first conductive layer, comprising a first wiring pattern, embedded within the first insulating layer; a second conductive layer, comprising a second wiring pattern on the first insulating layer, the wiring pattern of the second conductive layer being electrically connected to the wiring pattern of the first conductive layer through the vias of the first insulating layer; and a semiconductor element embedded in the first insulating layer and electrically connected to the wiring pattern of the first conductive layer as recited in the currently amended independent claim 14, lines 3-12 and claim 17, lines 3-19.

***Response to Applicant's Amendment and Arguments***

Applicant's arguments filed July 27<sup>th</sup>, 2004 have been fully considered but they are not persuasive.

Applicant contends that as in the structure 24 of Fig. 1 of Lauder there is no “first conductive layer, comprising a first wiring pattern, embedded within the first insulating layer...” as recited in claim 14.

In response to Applicant’s contention that Lauder does not teach or suggest a first conductive layer, comprising a first wiring pattern, embedded within the first insulating layer, Examiner respectfully disagrees. Since allowable subject matter to independent claims 14 and 17 has been indicated, Applicant’s argument is moot.

Independent claim 18 only recited the claimed limitation of having “a single insulating layer respectively associated with and embedding therein the semiconductor element” and does not required having a first conductive layer, comprising a first wiring pattern, embedded within the first insulating layer. Lauder as disclosed in FIGS. 1-2, providing an insulating layer 18 respectively associated with and embedding therein the semiconductor element 14. Thus, Lauder teaches the claimed limitations as recited in independent claim 18. For these reasons, examiner holds the rejection proper.

### ***Conclusion***

**THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

Art Unit: 2823

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khiem D Nguyen whose telephone number is (571) 272-1865. The examiner can normally be reached on Monday-Friday (8:00 AM - 5:00 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on (571) 272-1855. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

K.N.  
October 11<sup>th</sup>, 2004

HSIEN-MING LEE  
PRIMARY EXAMINER

10/12/2004